MODEL 256KMB-100 DYNAMIC RAM MEMORY BOARD



FROM INTERCONTINENTAL MICRO SYSTEMS CORP.

FEATURES

IEEE S100 BUS Compliance

262,144 Byte (256 Kbyte) capacity

- 225 Nano-second access time (max); 160 NS (typ) 295 Nano-second read/write time (min)
- Bank selectable; divisible into 16 banks each 16384 bytes (16 Kbytes) in size. Options provided to combine banks into 4-64 Kbyte banks, 8-32 Kbyte banks, 16-16 Kbyte banks or any combination of 16 Kbyte banks.
- I/O Port Address Bank Selection.
- Configurable for up to 2 Megabytes of contiguous memory on 64 Kbyte boundaries.
- Deselective from 4 Kbytes to 64 Kbytes on 4 Kbyte boundaries.
- Configurable for Phantom deselection.
- Parity Error Detection (visual and/or through interrupts)
- Jumper Options provided to accommodate IEEE/ 8080/Z80/ALPHA-MICRO timing.
- Bank Selection Scheme Compatible with CROMIX™, CP/M 2.2™, MP/M™, ALPHA-MICRO & other major systems.
- Fully compatible with the ICM CPZ-48000 Single Board Central Processor.

DESCRIPTION

The 256KMB[™] Dynamic Ram memory board is an S100-BUS/IEEE 696.1 compatible board accommodating 262,144 bytes (256 Kbyte) of read/write memory. The 256KMB[™] incorporates the 4164S-150 64K x 1 bit dynamic RAM chip jiving the user 225 nano-second (max) access time with simple, reliable Z80 or 8080 refresh capability. The board may be operated as a BANK SELECTABLE or LINEAR ADDRESSABLE memory.

BANK SELECTION: Up to 16 independently addressable banks of 16 Kbytes may be configured in the BANK SELECTION scheme. Each bank may reside at addresses within a 64 Kbyte address space starting at location 0000H, 4000H, 8000H or C000H as set by jumper options. One or more banks may reside in the same address space. Each bank is individually enabled or disabled at system reset time, depending on jumper option settings. Each bank is selectable through open collector data BUS drivers via 20 pin dip headers to allow complete flexibility in implementing bank selection methods compatible with CROMEMCO (opencollector OR-ties to select banks simultaneously) or ALPHA-MICRO/NORTH STAR (banks selected in direct correspondance with active data bits). Each bank may be "phantomed" (disabled when the S100 BUS signal PHANTOM goes active) or may be configured to disregard phantom.

LINEAR ADDRESSING: Up to 2 megabytes of linear address memory may be configured. The beginning address may commence at any 64 Kbyte boundary as specified by the user.

OTHER FEATURES: A window of deselection within the 64 Kbyte address space may be specified via headers. The window may take any size from 4K to 64 Kbytes and may reside at 4 Kbyte boundaries. The starting and ending address of deselection are specified through headers. Parity error detection is provided. A light emitting diode gives visual error indications and the user may connect the error signal to MNI (Pin 12) or ERROR (Pin 98) of the S100 BUS. Refresh is accomplished with minimal circuitry thus providing greater reliability. The **256KMB™** is ideal for operation as a turbo disk file cache also known as "Memory disk". Operating the CPZ-48000 Central Processor Unit with TURBODISK™ and memory-to-memory transfers under direct memory access (DMA) control, block move transfers are enhanced by a factor of 3 over Z80™ block moves.



1733 South Douglass Road, Suite E • Anaheim, California 92806

PERFORMANCE SPECIFICATIONS MODEL 256KMB-100 DYNAMIC RAM MEMORY BOARD

BUS INTERFACE	IEEE 696.1/D2
MICROPROCESSOR COMPATIBILITY	Any Z80 or 8080 board micro processor
	operating up to 4MHz
WAIT STATES	None required
MEMORY CAPACITY	
MEMORY ACCESS TIME	
READ/WRITE CYCLE TIME	
BANK SELECTION	Banks set or reset through I/O Port Commands.
	I/O Port Address Assignment
	selectable through jumper options
Configurations	
	8-32 Kbyte banks
	4-64 Kbyte banks
	or any combinatin of 16 Kbyte banks; e.g.
	5-48 Kbyte banks and 1-16 Kbyte bank
Reset	Each Bank separately enabled
	or disabled through jumper options
Phantom	All banks disbled with PHANTOM
	or configured to disregard PHANTO
	with jumper option
Address Allocation	Each bank assignable to location 0000H.
	4000H, 8000H, or C000H through jumper options.
I/O Port Assignments	A7 A6 A5 A4 A3 A2 A1 A0 Function
	x x x x x x o o Bank Select OH-7H
가에 걸린 (Self-Marine) 그는 것은 것은 것은 것은 것이 가지 않는 것이 있는 것이 있다.	x x x x x x o 1 Bank Select 8H-FH
	x x x x x x 1 o Clear Parity Error
	x x x x x x 1 1 Undefined
LINEAR ADDRESSING	Configurable as 8 pages of 256 Kbytes each for
	a contiguous memory spanning an address of 000000H to
	1FFFFFH for a total of 2,097, 152 bytes (2 Megabytes)
WINDOW DESELECTION	4K to 64 Kbytes of deselection on 4 Kybte boundaries
	as defined by jumper options.
POWER REQUIREMENTS	
Voltages	+8V DC @ 1.5 A (max)
Power	
OPERATING ENVIRONMENT	
Temperature	0 to 45 Degrees Celsius
Relative Humidity	0 to 95%
CONSTRUCTION	
Circuit Board	Four Layer Glass Epoxy; Soldermask over copper.
	All IC's in sockets
TESTING	Tested and Burned-In
WARRANTY	One Year Warranty (Parts and Labor)

TM CP/M and MP/M are trademarks of DIGITAL RESEARCH CROMIX is a trademark of CROMEMCO Z80 is a trademark of ZILOG, INC. TURBODISK is a trademark of Intercontinental Micro Systems, Corp.